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1571 ABSTRACT 
A semiconductor diode structure useful for harmonic 
generation of millimeter or submillimeter wave radia- 
tion from a fundamental input wave is fabricated on a 
GaAs substrate. A heavily doped layer of n+ + GaAs is 
produced on the substrate and then a layer of intrinsic 
GaAs on said heavily doped layer on top of which a 
sheet of heavy doping (+ +) is produced. A thin layer 
of intrinsic GaAs grown over the sheet is capped with 
two metal contacts separated by a gap to produce two 
diodes connected back to back through the n+ + layer 
for multiplication of frequency by an odd multiple. If 
only one metal contact caps the thin llayer of intrinsic 
GaAs, the second diode contact is produced off the 
diode structure and connected to the n++ layer for 
multiplication of frequency by an odd multiple. If only 
one metal contact caps the thin layer of intrinsic GaAs, 
the second diode contact is produced to connect to the 
n++ layer for multiplication of frequency by an even 
number. The odd or even frequency multiple is selected 
by a filter. A phased array of diodes in a grid will in- 
crease the power of the higher frequency generated. 
13 Claims, 3 Drawing Sheets 
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due to the blocking barrier, two diodes can be operated 
back-to-back generating a sharp spike in the C(V) 
curve. This arrangement, which needs no external 
MILLJMETER-WAVE MONOLITHIC 
DIODE-GRID FREQUENCY MULTIPLIER 
ohmic contact, makes a highiy efficient frequency tri- 
5 pler in which the efficiency does not degrade with high ORIGIN OF THE INVENTION 
The invention described herein was made in the per- fundamental power. As a further advantage, the input 
formance of work under a NASA contract, and is sub- and output impedances are doubled. However, defects 
ject to the provisions of Public Law 96-517 (35 USC in the epitaxial silicon layer deteriorate the thin oxide 
202) in which the Contractor has elected not to retain and limit the fabrication yield of the device. 
title. lo Yet another planar array approach investigated in- 
volves monolithic Schottky diode grids fabricated on TECHNICAL FIELD 
2-cm square gallium-arsenide wafers. Second harmonic 
conversion efficiencies of 9.5% and output powers of 
intrinsic-n+ (BIN) semiconductor diodes useful for l5 was pumped with a pulsed SOUTCe at 33 GHz. However, 
harmonic generation of mixing microwave signals at 
millimeter and wavelengths in, for exam- using currently realizable diode parameters, it should be possible to achieve CW doubling efficiencies of 60% at ple, submillimeter wave spectroscopy. 
66 GHz with output powers of 2 W using edge cooled 
STATEMENT OF THE INVENTION A serious problem in the development of submillime- 
ter wavelength receivers for atmospheric and space 
spectroscopy is the availability of suitable local oscilla- A millimeter or submillimeter wave monolithic di- 
tors required for heterodyne mixing. Such local oscilla- odegrid frequency multiplier is provided on a substrate 
tors must have reasonable power output and efficiency, 25 wafer of a semiconductor material having high electron 
and are required to cover a range of wavelengths of mobility and saturation velocity. The structure consists 
interest to spectroscopy. Lasers are being developed for of a grid of metal that functions as an antenna connected 
this purpose, but each laser system is restricted essen- to an array of semiconductor diodes, each comprised of 
tially to a single wavelength. Some tunability C a n  be a heavily doped n+ + layer of semiconductor material 
achieved by optical techniques, but O d Y  over very 30 functioning as a low resistance back contact, an intrinsic 
limited bandwidths. Microwave generators such as layer of the semiconductor material, and a barrier be- 
This invention to a millimeter-wave mono- 
lithic diode&d using barrier- 0.5 W were achieved at 66 GHz when the diode grid 
BACKGROUND ART 20 wafers. 
carcinotrons do not operate efficiently at wavelengths tween the intrinsic layer and at least one metal contact, 
shorter than a -eter, and they are 
h a w ,  power Consuming and of Short lifehe, restrict- that barrier comprising a sheet of n+ + doping Over the intrinsic layer and a thin barrier layer between that ing their use in flight missions. Available solid-state 35 
oscillators, such Bs GaAs Gunn diodes and IMPAn sheet and at least one metal contact on a planar surface 
(impact ionization transit he) diodes are of the structure. If just one of two metal contacts is 
hifly efficient and tunable, but are currently limited to deposited on the barrier layer, a single diode for fre- 
frequencies up to about 75 and 150 GI&, respectively, quency multiplication by an even number results, and if 
for output power BO.1W. 40 both of the metal contacts are deposited on the barrier 
obtained by generat- layer with a gap between the metal contacts, two diodes 
ing harmonics of the fundamental frequency from these connected back to back through the heavily doped 
available solid-state oscillators. Two cascaded har- n+ + layer results for multiplication by an odd number. 
monic multipliers based on whisker-coupled GaAs The novel features that are considered characteristic 
varactor diodes in waveguide configurations have pro- 45 of this invention are set forth with particularity in the 
duced 0.3 mW at 492 GHz. However, waveguide fabri- appended claims. The invention will best be understood 
Cation and impedance matching technolO@s are al- from the following description when read in connection 
ready at their limits at this frequency. Therefore, planar with the accompanying drawings 
structures for quasi-optical coupling are preferred. In 
the planar technology, arrays of diodes can be easily 50 BRIEF DESCRIPTION OF THE DRAWINGS 
fabricated and integrated with antenna structures. The FIG. la illustrates schematically a 
ber of diodes provided. However, varactor diodes have 
primarily from the parasitic resistance introduced by 55 to back in the structure of FIG. 3. 
the front ohmic contact. Furthermore, the weak depen- 
dence of the capacitance on the voltage C(V) limits 
efficiency in harmonic generation, for higher 
harmonics. 
which OvercOmeS the deficiencies of the varactor di- 
odes involves T-MOS (thin metal-oxide-silicon) diodes, 
which have an undoped thin epitaxial silicon layer, and 
exhibit an exponential dependence of the space charge 
capacitance on voltage, and thus produces harmonics 65 of the BIN diode &own in FIG. 3. 
more efficiently. This has been demonstrated with sin- 
gle diodes in a whisker-coupled waveguide configura- 
tion for frequency doubling and tripling. Furthermore, 
Much higher frequencies can 
total power produced then Proportional to the Ilum- 
limitations at higher frequencies* These stem 
wave frequency multiplier array ofb&er-intrinsic-n+ 
(BIN) diodes, and FIG. l b  illustrates in greater detail 
two BIN diodes shown schematically connected back 
FIG. 2 illustrates schematically one half of a longitu- 
dinally sectioned pair of BIN diodes fabricated on a 
semiintrinsic GaAs substrate and connected back to 
FIG. 3 is a schematic diagram of a single BIN diode 
fabricated on a semi-intrinsic GaAs substrate for fre- 
quency doubling. 
FIG. 4 is a diagram ofthe energy and doping Proffie 
FIG. 5 is a graph illustrating the inverse capacitance 
dependence of a single BIN diode, and of two back-to- 
back BIN diodes. 
Another example of this planar array approach, 60 back for frequency 
4,954,864 
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DETAILED DESCRIPTION OF THE 
INVENTION 
In order to achieve an inexpensive watt level CW 
solid-state source of radiation for millimeter and submil- 
limeter wave applications, the present invention illus- 
trated schematically in FIG. 1 provides a semiconduc- 
tor BIN diode grid 10 for frequency multiplication. For 
simplicity of illustration, a 5 x 5 grid of conductors 1Oa 
is shown with BIN diodes 106. Millimeter-wave radia- 
tion from a source, such as an IMPATT diode (not 
shown), is passed through a filter lla onto the array 10 
of BIN diodes 106 monolithically integrated on a galli- 
um-arsenide wafer 1Oc typically 2cm square. There 
radiation is multiplied by the diodes in the array to 
increase the input frequency from f to kf, where k may 
be an even integer for the case of single BIN diodes, or 
an odd integer for the case of two back-to-back BIN 
diodes. For example, in the case of back-to-back diodes, 
the input frequency may be tripled from about 33 GHz 
to about 99 GHz, with an efficiency of greater than 35% 
from the input to the output radiation. The output radia- 
tion is passed through a filter 116 which selects the 
tripled frequency from among all of the odd multiples 
generated. 
The present invention uses selective planar doping 
during growth by molecular beam epitaxy (MBE) to 
define a BIN (barrier-intrinsic-n+) diode structure. 
Two possible device configurations are illustrated in 
FIGS. 2 and 3. FIG. 2 illustrates a back-to-back config- 
uration of two BIN diodes which would function as an 
efficient frequency multiplier in which the even multi- 
ples are cancelled, and FIG. 3 illustrates a single BIN- 
diode which would function as a frequency multiplier 
which generates only even multiples. Because the two 
configurations are so similar, the same reference numer- 
als are applied to both FIG. 2 and FIG. 3 to refer to the 
same elements in each configuration. 
Referring to FIG. 2, this structure does not require an 
insulator layer, as in thin-MOS (T-MOS) diode struc- 40 
tures, but instead relies on a Mott-type barrier formed 
by an intrinsic layer in the semiconductor structure 
between metal contacts 14a and 146 (which define a 
pair of back-to-back diodes) and an n++ sheet 16 of 
positive charge formed by a doping (n+ +). It should 45 
be understood that the barrier may also be formed in 
other ways, such as by an insulating oxide layer or by a 
semiconductor material with wider bandgap, e.g., by 
heteroepitax y . 
plication of input radiation is an intrinsic layer 18 be- 
tween the barrier layer 12 and a heavily doped n++ 
layer 20. Accumulation and depletion of electrons at the 
barrier layer 12 by spacecharge-limited current pro- 
duce nonlinearities in the capacitance-voltage charac- 55 
teristic which are much stronger than in a varactor 
diode, especially at low temperatures. Also in each BIN 
diode the RC product is minimized for maximum cut- 
off frequency. The device structure can be readily 
grown by molecular beam epitaxy MBE with semicon- 60 
ductor materials having high mobility and saturation 
velocity, such as GaAs (or even more so InAs), further 
extending the cut-off frequency. 
The maximum cut-off frequency is determined by the 
time it takes electrons to transit the space charge layer 65 
20 at saturation velocity. For a 100-nm n++ GaAs 
layer, the cut-off frequency fc =: 1 THz. An efficiency of - 1% is calculated for fout=fc. The efficiency for 
The active region for nonlinear response and multi- 50 
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fout=0.3 fcis - 10%. A combined efficiency of 0.1% is 
projected for fout= 1 THz for two back-to-back diodes 
shown in FIG. 2. Hence, 100 mW input power is re- 
quired for the projected minimum output power of 100 
pW, a goal presently achievable using an IMPATT 
diode as a source. The planar growth process (e.g., 
MBE) also lends itself to fabrication of other integrated 
circuitry on the same wafer by standard photolitho- 
graphic techniques, such as integration with optimized 
coupling structures for quasi-optical coupling of submil- 
limeter wave radiation. An output power of 1 mW can 
be achieved with very small arrays of - 10 diodes. 
Larger arrays of - 100 diodes can be accommodated 
on commonly sized chips for higher output power; 
however, a larger BIN diode array requires a propor- 
tionally stronger source, e.g., a phase-locked array of 
IMPATT diodes. 
FIG. 3 illustrates a single BIN diode fabricated in 
place of a pair of back-to-back diodes. By comparing 
FIGS. 2 and 3, it may be readily appreciated that the 
only difference in the structures is that the barrier layer 
12, intrinsic layer 18 and n+ + sheet 16 are terminated 
in the gap at or before the point where the second metal 
contact 146 begins. In place of the layer 18 and barrier 
12, and the n+ + sheet 16 therebetween, a layer 21 is 
provided to even the planar surface for the contact 146 
and provide a low resistance connection of the metal 
contact 146 to the heavily doped n++ layer 20. This 
may be provided by MBE growth of the layer 21 heav- 
ily doped n+ +, or by deposition of an alloy (such as 
Au, Ge, Ni). Yet another technique that may be em- 
ployed is implanting charges in the layer of intrinsic 
GaAs not etched before depositing the metal gate 146. 
FIG. 4 illustrates the doping profile and energy (con- 
duction band edge) versus position z (growth direction) 
for fabrication of a single BIN diode on a GaAs sub- 
strate. The doping profile can be achieved entirely dur- 
ing epitaxial growth starting with a semi-insulating (si.) 
GaAs substrate. The 2.4 pm n30 +' layer 20 provides 
the back contact between back-to-back diodes and 
between a single diode and contact 146. The 100-400 
nm intrinsic (i) or undoped layer 18 provides the space- 
charge-limited active region, and the n + + sheet 16 of 
dopant (= 2x 10'2cm-2) terminates the Mott barrier 
formed between the intrinsic layer 18 and the metal 
(Al) contact 14. The n + + sheet 16 should be as thin 
as possible (e.g., < 2 nm) for optimum performance. 
The thickness of the barrier layer 12 is about 30 nm. 
The graph of FIG. 5 shows the inverse capacitance 
dependence of each single BIN diode (dashed curves) 
of the two back-to-back BIN diodes and their combined 
series effect (solid curve) due to the spacecharge- 
limited capacitance CSCL of the intrinsic layer 18. (The 
capacitance of the barrier layer 12 is large and its in- 
verse value is subtracted out for convenience.) Ci is the 
assympotic value of CSCL for strong reverse bias and is 
equal to the geometric capacitance of the intrinsic layer 
18 (aA/wi). These curves were calculated from the 
relations derived by D.P. Howson, et al., Solid State 
Electronics, 8, 9 3 (1965). 
The total inverse capacitance (of the back-to-back 
diodes) shown as the solid curve assumes a bias of 
6kT/e. The height and width of this curve can be ad- 
justed with a dc bias (applied to the n+ + region, layer 
20) for optimum performance. The curve shown is con- 
sidered near optimum. However, this optimum condi- 
tion can be achieved much more conveniently by dop- 
ing control alone of the n++ sheet 16 creating the 
4,954,864 
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desired offset voltage (flat band voltage) and thus elimi- 
nating the need for an external dc bias. The narrow 
width of the C-V dependence (e.g., 6kT/e) provides for 
efficient multiplication even at low input power and 
efficient high order multiplication (e.g., 5,  7, 9 . . . at 
high input power. With planar doping techniques the 
resistivity of the n+ + back contact (layer 20) can be 
pushed into the 1019/cm9 region. The parasitic RC 
product then becomes an order of magnitude smaller 
than the transit time. A tradeoff between the maximum 
cut-off frequency and the maximum change of capaci- 
tance for efficient multiplication is thereby achieved by 
simply adjusting the thickness of the intrinsic layer 18. 
In each device configuration shown in FIGS. 2 and 3, 
a mesa structure is etched out (by ion beam or chemical 
etching) to define the active area of one element (BIN 
diode or backto-back BIN diodes) of an array. The 
etched regions 22 may be filed with polyimide to pro- 
vide a planar surface for subsequent A1 metallization of 
the contacts 14a and 14b (FIGS. 2 and 3). These metal 
contacts may be extended to interconnect an array of 
BIN diodes in a pattern for quasi-optical coupling to 
radiation as shown in FIG. 1. An alternate technique to 
etching and filling with polyimide would be to proton 
bombard the area around the BIN diodes to convert it 
to semi-insulating GaAs. This technique is easier to 
apply, but may cause some degradation of the device 
(e.g., lower breakdown voltage). 
Although particular embodiments of the invention 
have been described and illustrated herein, it is recog- 
nized that modifications and variations may readily 
occur to those skilled in the art, particularly in the man- 
ner in which the Mott-type barrier is provided. How- 
ever, the embodiments illustrated have particular ad- 
vantages, namely the use of uniform material with just 
selective dopied, and the ability to tailor flat band volt- 
age for optimum performance. Consequently, it is in- 
tended that the claims be interpreted to cover such 
mdications and variations. 
What is claimed is: 
1. A semiconductor diode structure useful for har- 
monic generation of millimeter or submillimeter wave 
radiation from a fundamental input wave comprising 
a substrate, 
a n++ doped layer of semiconductor material on 
said substrate, 
a layer of intrinsic semiconductor material on said 
n+ + doped layer, 
a sheet of positive charge f m e d  by surface n+ + 
doping said intrinsic layer on the surface thereof 
opposite said n+ + doped layer, and, 
a Mott-type barrier formed over said sheet of n+ + 
doping by a layer of material electrically insulating 
said sheet from at least one of a pair of surface 
metal contacts, at least one of said surface contacts 
being deposited over said layer of electrically insu- 
lating material with a gap between said surface 
contacts. 
2. A semiconductor diode structure as defined in 
claim 1 wherein only one of said surface metal contacts 
is deposited over said layer of insulating material and 
the other is not, and means for making an electrical 
connection of said other metal contact to said n++ 
doped layer of semiconductor material. 
3. A semiconductor diode structure as defined in 
claim 1 wherein both of said metal contacts are depos- 
ited over said layer of insulating material, one over each 
half of said layer of insulating material. 
4. A semiconductor diode structure as defined in 
claim 1 wherein said layer of insulating material is se- 
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6 
lected from intrinsic semiconductor material, an oxide 
of semiconductor material or a different semiconductor 
material with a wider band-gap than said semiconduc- 
tor material. 
5. A semiconductor diode structure as defined in 
claim 4 wherein said substrate is GaAs and said n+ + 
doped layer of semiconductor material is GaAs. 
6. A semiconductor diode as defined in claim 5 
wherein said layer of insulating material is intrinsic 
GaAs. 
7. A semiconductor diode as defined in claim 6 
wherein said pair of surface metal contacts are electri- 
cally connected to conductors functioning as an an- 
tenna. 
8. A millimeter or submillimeter wave monolithic 
diode-grid frequency multiplier comprising a substrate 
of semiconductor material, a grid of metal that func- 
tions as an antenna, and a phased array of diodes con- 
nected to said grid of metal for receiving radiation at 
one frequency and producing radiation through said 
antenna at a higher frequency that is a multiple of the 
radiation frequency received, each diode comprising 
a n++ doped layer of semiconductor material on 
said substrate, 
a layer of intrinsic semiconductor material on said 
n+ + doped layer, 
a sheet of positive charge formed by surface n+ + 
doping said intrinsic layer on the surface thereof 
opposite said n+ + doped layer, 
a Mott-type barrier formed over said sheet of n+ + 
doping by a layer of material electrically insulating 
said sheet from at least one of a pair of surface 
metal contacts, said surface metal contacts being 
deposited with a gap therebetween, and said sur- 
face metal contacts connecting said diode in series 
in a unique branch of said grid not shared by other 
diodes, with at least one metal contact of each 
diode over its layer of insulating material, and 
means for isolating each diode structure from all 
other diode structures on said substrate with only 
said grid interconnecting said phase array of di- 
odes. 
9. A monolithic diode-grid frequency multiplier as 
defined in claim 8 wherein only one of said surface 
metal contacts of each diode is over said layer of insulat- 
ing material and the other is not, and means for low- 
resistance connection of said other surface metal 
contact of each diode to said n++ doped layer of 
semiconductor material in its isolated structure. 
10. A monolithic diode-grid frequency multiplier as 
defined in claim 8 wherein both of said metal contacts of 
each diode are over said layer of insulating material, one 
over each half of said barrier with a gap between said 
one and said other contact. 
11. A monolithic diode-grid frequency multiplier as 
defined in claim 10 wherein said layer of insulating 
material is selected from intrinsic semiconductor mate- 
rial, an oxide of semiconductor material or a different 
semiconductor material with a wider bandgap than said 
semiconductor material. 
12. A monolithic diode-grid frequency multiplier as 
defined in claim 11 wherein said substrate is GaAs and 
said heavily doped layer of semiconductor material is 
n++ GaAs. 
13. A monolithic diode-grid frequency multiplier as 
defined in claim 12 wherein said thin layer of material 
electrically insulating said sheet of n+ + doping from 
said metal contact is intrinsic GaAs. 
* * * * I  
